6/23/2026
at
12:37:04 PM
80386 Early Start Memory Access
https://nand2mario.github.io/posts/2026/80386_early_start/
by nand2mario
6/23/2026
at
8:01:11 PM
I wonder how the logic worked in the previous version without early start. Was it relying upon the address calculation speed to settle the outputs really quickly? Was it inserting or stretching cycles?
by JdeBP
6/24/2026
at
1:48:44 AM
The memory pipeline just starts one cycle later than now. Effective address is calculated during the first cycle of the instruction. The microcode then waits for it to finish with the DLY (delay) micro-op, which releases one cycle later.
by nand2mario
6/24/2026
at
8:26:22 AM
So cycle insertion. I presume that the DLY was synthetic, and was not explicitly added to the microcode ROM.
by JdeBP
6/23/2026
at
3:08:06 PM
This is great. So proper 386 on an fpga? How cool is that.
by majke
6/23/2026
at
6:32:43 PM
I wonder what exactly stops windows from booting
by NooneAtAll3
6/23/2026
at
6:41:08 PM
https://nand2mario.github.io/posts/2026/z386/#testing gets into this sort of thing a bit more.
by andrewf
6/24/2026
at
1:53:31 AM
Probably some protected mode logic bugs. Just need more time to debug through the boot process.
by nand2mario
6/24/2026
at
8:36:32 AM
I wouldn't be surprised if it is lurking in some part of (say) the TSS that you thought that you'd never have to implement.
by JdeBP
6/24/2026
at
6:18:15 AM
Would this be related to Next Address (NA#) pin on the 386 enabling Address Pipelining?
by rasz