alt.hn

4/13/2026 at 6:26:40 PM

Visualizing CPU Pipelining (2024)

 https://timmastny.com/blog/visualizing-cpu-pipelining/

by flipacholas

4/13/2026 at 7:56:30 PM

The best presentation I've seen about CPU performance related to pipelining, branch prediction, and speculative execution was Chandler Carruth's "Going Nowhere Faster" presentation at CppCon 2017 [0]. I do recommend watching the whole presentation, but if you watch nothing else then just watch the 5 minutes or so from the linked timestamp.

[0]: https://youtu.be/2EWejmkKlxs?t=2511

by inetknght

4/13/2026 at 10:33:21 PM

It also contains a wonderfully prescient question asked right at the end of the talk: "... the processor gonna speculate, doing some loads out of the bounds of the array, how does it work in the hardware that it doesn't crash?"

Left unanswered at the time. I believe Spectre was known but not publicly disclosed at this time.

by omcnoe

4/13/2026 at 9:32:45 PM

CPUs haven't worked like that in anything but a microcontroller for half a century

by smallpipe

4/13/2026 at 9:51:10 PM

Correct (well, maybe not half a century, maybe 30 years or so). I was just about to reply that I'd love a version of this that shows instructions going in and out of a re-order buffer. That would be enlightening.

by alain94040

4/14/2026 at 2:19:02 PM

Well, how about the Berkeley Out-of-Order Machine [0] (BOOM)? It's superscalar, out-of-order RISC-V design (one of the very first ones, in fact), and the documentation is fairly detailed. Read [0] and [1] for the general introduction, and then move down to the "Core Overview" section in the left navbar: "Instruction Fetch", "Branch Prediction", etc.

Also, here [2] is another, much more detailed explanation of an O-o-O implementation of a very simplistic RISC ISA which nonetheless has most of the relevant RISC-V features. There are also some other related texts on this subsite [3], including a single-cycle and a pipelined implementations, for the comparison.

[0] https://docs.boom-core.org/en/latest/sections/intro-overview...

[1] https://docs.boom-core.org/en/latest/sections/intro-overview...

[2] https://user.eng.umd.edu/~blj/risc/RiSC-oo.1.pdf

[3] https://user.eng.umd.edu/~blj/risc/

by Joker_vD

4/14/2026 at 4:40:09 AM

The tiny MIPS (or compatible) cores in things like cheap router SoCs might still be like that.

by userbinator

4/13/2026 at 8:11:18 PM

If anyone is interested, at https://sonic-rv.ics.jku.at/ we built an educational platform for web-based simulation and visualization of RISC-V processor architectures.

Our pipeline visualization is reconstructed from real RTL traces (you can run your on programs which are simulated using GHDL).

Under examples you can find some different architectures based on the Harris&Harris book on computer architecture.

by risingedge

4/13/2026 at 7:36:41 PM

Maybe it's just me, but the visualizations do not help me at all.

by empiricus

4/13/2026 at 8:02:43 PM

I am always puzzled by such articles - its actually very well made, drawings are good, little interactive pipeline animations are fine. But in order to follow it you must already know and understand what its writeen about and if you dont - the content is just noise for you.

by artemonster

4/13/2026 at 8:22:07 PM

The article does say what it expects you to know before reading. However, it has a dead link to the knowledge it wants you to know.

by cogman10

4/13/2026 at 8:48:13 PM

Now do a dynamic scheduling out of order engine with renaming, 20 pipes, speculative execution and hundreds of instructions in flight. I guess you could make a multi-person game for this.

by jhallenworld